Freescale Semiconductor /MKW21Z4 /MCG /S

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as S

7 43 0 0 00 0 0 0 0 0 0 0 0 (0)IRCST 0 (OSCINIT0)OSCINIT0 0 (00)CLKST 0 (0)IREFST

CLKST=00, IRCST=0, IREFST=0

Description

MCG Status Register

Fields

IRCST

Internal Reference Clock Status

0 (0): Source of internal reference clock is the slow clock (32 kHz IRC).

1 (1): Source of internal reference clock is the fast clock (4 MHz IRC).

OSCINIT0

OSC Initialization

CLKST

Clock Mode Status

0 (00): Encoding 0 - Output of the FLL is selected (reset default).

1 (01): Encoding 1 - Internal reference clock is selected.

2 (10): Encoding 2 - External reference clock is selected.

IREFST

Internal Reference Status

0 (0): Source of FLL reference clock is the external reference clock.

1 (1): Source of FLL reference clock is the internal reference clock.

Links

() ()